Pre-Silicon Validation Engineer job opportunity at Intel.



DatePosted 7 Days Ago bot
Intel Pre-Silicon Validation Engineer
Experience: General
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Israel, Haifa, Israel
loacation Israel, Haifa....Israel

Job Details: Job Description:  Who we are - Whether in your PC or in the Datacenters behind the cloud, we design Intel CPUs that are at the very heart of enabling amazing experiences for every person on earth. You will be joining a winning team of engineering excellence and playing a central role in developing Intel's future product lines Core Level Validation (CLV) Team stands in the first line before Core IP Deliverable and gets a very high focus from project management. The aim of the Team to verified Core Nucleus features, power management flows and external Core interfaces to Memory and SOC.   What are we looking for -  CLV Is looking for talented a passionate pre-silicon validation engineer implement validation of stimulus, coverage and test environment for Intel Main CORE IP Which is being used in Desktops, Notebooks, Servers and Cloud CPUs all over the world. As part of this job, you will work with clusters validation teams, designers, Architects and verification engineers. You will required to write VP (validation plan), implement VP, identify validation gaps, bring creative solutions during the execution stage. Qualifications: B.Sc. in Electrical Engineering or Computer Engineering Familiarity with CPU architecture - advantage Experience in development of integrated software and/or hardware environment - advantage Experience in working with SVTB UVM or Specman (e) - advantage Team player, passionate, energetic, motivated, and drive global activates #GrowWithIntel            Job Type: College Grad Shift: Shift 1 (Israel) Primary Location:  Israel, Haifa Additional Locations: Business group: The Silicon Engineering Group (SIG) is a worldwide organization focused on the development and integration of SOCs, Cores, and critical IPs from architecture to manufacturing readiness that power Intel’s leadership products. This business group leverages an incomparable mix of experts with different backgrounds, cultures, perspectives, and experiences to unleash the most innovative, amazing, and exciting computing experiences. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change. *

Other Ai Matches

Module Engineer Within Test Engineering Department Applicants are expected to have a solid experience in handling Job related tasks
Senior Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Middleware Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
CPU Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
HPC Lab Operations Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Technical Expert - Manufacturing Integration Applicants are expected to have a solid experience in handling Job related tasks
Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Infrastructure Engineer – Storage Applicants are expected to have a solid experience in handling Job related tasks
APTD: SWA Integration On Shift (IOS) TD Engineer - Shift 7 Applicants are expected to have a solid experience in handling Job related tasks
Sr. Infrastructure Engineer – Windows OS Applicants are expected to have a solid experience in handling Job related tasks
APTD: SWA Integration On Shift (IOS) TD Engineer - Shift 5 Applicants are expected to have a solid experience in handling Job related tasks
Software Enabling and Optimization Engineer Applicants are expected to have a solid experience in handling Job related tasks
Materials Program Manager Intern Applicants are expected to have a solid experience in handling Job related tasks
Senior Finance System Analyst Applicants are expected to have a solid experience in handling Job related tasks
Soc Functional Validation Engineering Intern Applicants are expected to have a solid experience in handling Job related tasks
Senior Gen AI Software Solutions Engineer Applicants are expected to have a solid experience in handling Job related tasks
NPI Integrator Applicants are expected to have a solid experience in handling Job related tasks
GPU Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Power and Performance Engineer Applicants are expected to have a solid experience in handling Job related tasks
Network Systems and Solutions Engineer Applicants are expected to have a solid experience in handling Job related tasks
Verification Engineer – AI SoC Development Applicants are expected to have a solid experience in handling Job related tasks