Staff IP Logic Design Engineer job opportunity at Intel.

Home Jobs In Singapore Tag: Job Staff IP Logic Design Engineer position at Intel


DatePosted 10 Days Ago bot
Intel Staff IP Logic Design Engineer
Experience: 12-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeMBA
loacation Virtual Singapore, Singapore
loacation Virtual Singap..........Singapore

Job Details: Job Description:  Seize the opportunity to join the team behind the RTL logic design and development of chipsets that power PCs used by millions of people worldwide. We're looking for an experienced, disciplined, and highly collaborative IP Logic Design Engineer to join our Chipsets Logic Team (CLIPS) in Singapore. If you're passionate about RTL design and want to work on industry leading client chipsets, this is your chance to make real impact at global scale. As an IP Logic Design Engineer, you will: Design and develop logic, write RTL, and run formal verifications for IPs that power full-chip designs used across millions of devices. Contribute to architecture and microarchitecture definition for next generation blocks. Optimize RTL and logic to meet power, performance, area, and timing goals - ensuring high design integrity end to end. Review and strengthen verification plans, debug failing tests, and drive corrective actions to ensure feature level correctness. Support SoC customers to achieve seamless IP integration and verification. Ensure high quality IP to SoC handoff through strong quality assurance practices. You'll be part of a high impact engineering team shaping the future of client chipsets while working in a collaborative and growth driven environment. Qualifications: Minimum Qualifications: Bachelor's degree in Electronics Engineering, Computer Engineering, Computer Science, or a closely related semiconductor field. Proven track record in hardware development for semiconductor products, with demonstrated technical leadership in IP, subsystem, or SoC development. Strong ability to analyze and solve complex silicon design and verification challenges. Excellent communication skills for cross functional collaboration across architecture, design, physical implementation, and validation teams. High ethical standards and the ability to operate effectively in a fast paced, technically dynamic environment. Minimum Technical Requirements: 12+ years of hands on experience in pre-silicon verification or RTL logic design. Expertise with SystemVerilog, scripting languages (Python/Perl/Shell/etc), power-aware simulation flows (VCS/Synopsys tools), RTL model builds, and DFT/DFV methodologies. Experience developing test plans, coverage strategies, and validation content aligned to high level silicon or IP architecture specifications. Familiarity with VLSI design flows, including structural and physical design processes, as well as SIP/HIP interoperability. Strong background in power-aware design and verification in modern low power semiconductor products. Preferred Technical Skillsets: Experience with industry standard semiconductor bus and interface protocols such as AMBA, MIPI, USB, and PCIe. Solid understanding of chipset or CPU level power behavior, including power estimation and low power design techniques widely used in semiconductor products. In-depth expertise with PCI Express, including PCS, FEC, LTSSM, and high-speed data path microarchitecture for advanced silicon generations. Deep knowledge of high-speed digital design, achieving timing closure at GHz frequencies using pipelining, retiming, and advanced microarchitectural techniques; experience with synthesis, STA constraints, and timing analysis in semiconductor flows. Experience implementing low power optimization techniques such as clock gating, power gating, and power domain design.            Job Type: Experienced Hire Shift: Shift 1 (Singapore) Primary Location:  Virtual Singapore Additional Locations: Business group: Silicon and Platform Engineering Group (SPE): Deliver breakthrough silicon and platform solutions that deliver industry-leading products today while also defining the next generation of computing experiences. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role is available as a fully home-based and generally would require you to attend Intel sites only occasionally based on business need. However, you must live and work from the country specified in the job posting, in which Intel has a legal presence. Due to legal regulations, remote work from any other country is unfortunately not permitted. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Other Ai Matches

EMEA REWS Regional Staff Engineer Applicants are expected to have a solid experience in handling Job related tasks
System Software and Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Clocking Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
AI Software Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Module Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (Pre-si System Validation) Applicants are expected to have a solid experience in handling Job related tasks
Learning and Development Consultant Applicants are expected to have a solid experience in handling Job related tasks
Advanced Packaging Supplier Technology Development Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Substrate Supplier Enablement Engineer Applicants are expected to have a solid experience in handling Job related tasks
Government Business Development Manager Applicants are expected to have a solid experience in handling Job related tasks
Software Engineering - Intern, Graduate Applicants are expected to have a solid experience in handling Graduate related tasks
Package Engineering Technician Applicants are expected to have a solid experience in handling Job related tasks
GPU SOC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Middleware Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
GPU SOC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (Operations Research Engineer) Applicants are expected to have a solid experience in handling Job related tasks
Packaging Module Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Chemical Inventory Technician Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (Solution Enabling Engineer) Applicants are expected to have a solid experience in handling Job related tasks
Software Enabling and Optimization Engineer Applicants are expected to have a solid experience in handling Job related tasks
Firmware Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
APTD Manufacturing Technician Night Shift 4 Applicants are expected to have a solid experience in handling Job related tasks