Graduate Talent (Pre-si System Validation) job opportunity at Intel.

Home Jobs In Malaysia Tag: Job Graduate Talent (Pre-si System Validation) position at Intel


DatePosted 14 Days Ago bot
Intel Graduate Talent (Pre-si System Validation)
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Malaysia, Kulim, Malaysia
loacation Malaysia, Kuli..........Malaysia

Job Details: Job Description:  This Graduate Talent position is to be part of the Malaysia Design Center (MDC) under Data Center Functional Validation team within the Data Center Group (DCG) organization in Malaysia. Responsibility includes developing test plan, test content, and validation execution in Virtual Platform/Emulation/FPGA, including debugging of failure on RTL and SW/FW interaction. The candidate must be able to understand silicon design, and familiar with different tools for the emulation/fpga/VP model development. Requires broad understanding of multiple system architecture, SoC design/validation methodologies, and emulation/FPGA technologies. Qualifications: Fresh college graduate with Bachelors/Masters in Electrical/Electronic/Mechatronic/Computer Engineering or Computer Science. Knowledge in C/C++, Verilog, Python, Intel Architecture, SoC Architecture. Understanding and hands-on with protocol like DDR, PCIe, I2C SPI is a plus. Good understanding of silicon design and system architecture. Experience in Emulation, Virtual Platform, Synopsys/Mentor/Cadence Tools Flow, HAPS is a plus. Should have strong communication, analytical debug skill and a good team player.            Job Type: Intel Contract Employee Shift: Shift 1 (Malaysia) Primary Location:  Malaysia, Kulim Additional Locations: Malaysia, Penang Business group: At the Data Center Group (DCG), we're committed to delivering exceptional products and delighting our customers. We offer both broad-market Xeon-based solutions and custom x86-based products, ensuring tailored innovation for diverse needs across general-purpose compute, web services, HPC, and AI-accelerated systems. Our charter encompasses defining business strategy and roadmaps, product management, developing ecosystems and business opportunities, delivering strong financial performance, and reinvigorating x86 leadership. Join us as we transform the data center segment through workload driven leadership products and close collaboration with our partners. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Other Ai Matches

Fab 25 Manufacturing Student Technician Applicants are expected to have a solid experience in handling Job related tasks
Manufacturing Failure Analysis Engineer (Intern) Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
GPU SOC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Electrical Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Memory Electrical Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
TFM and PPA Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Assembly Laser Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Software Enabling and Optimization Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Pre-Silicon Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Principal Engineer, Physical Design Applicants are expected to have a solid experience in handling Physical Design related tasks
Analog Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Lead Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Product Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Process and Equipment Engineer (Contract) Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (Standard Cell Library Design Engineer) Applicants are expected to have a solid experience in handling Job related tasks
Ecosystem IP and Alliance Lead Applicants are expected to have a solid experience in handling Job related tasks
HPC Storage Dev Ops Engineer Applicants are expected to have a solid experience in handling Job related tasks
Supply Chain Planning Analyst Applicants are expected to have a solid experience in handling Job related tasks
Product Failure Analysis Technician Applicants are expected to have a solid experience in handling Job related tasks
Tactical Planner Student Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Mixed Signal Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks