Analog Circuit Design Engineer job opportunity at Intel.



DatePosted 17 Days Ago bot
Intel Analog Circuit Design Engineer
Experience: 10-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation India, Bangalore, India
loacation India, Bangalo..........India

Job Details: Job Description:  Designs, develops, and builds analog circuits in advanced process nodes for analog and mixedsignal IPs. Designs floorplans, performs circuit design, extracts chip parameters, and simulates analog behavior models. Creates test plans to verify design according to circuit and block microarchitecture specifications and evaluates test results. Verifies functionality to optimize circuit for power, performance, area, timing, and yield goals. Candidate will be joining an expanding high speed IO design team involved in design and development of next Gen memory interface PHY on cutting-edge process nodes. Responsibility will primarily include ownership of various task involves : circuit design, validation, layout review, mixed signal validation, behavioral modelling and reliability validation. Collaborate with cross-functional teams to define design specifications and requirements. Contribute to the continuous improvement of design methodologies and processes. Qualifications: Job Qualification : Candidate should possess 10+ year of experience with at least a master's degree in electrical engineering or equivalent or strong fundamentals of CMOS design, RC circuits, high speed circuit design concept are a must for this roleo Candidate should have expertise of designing high speed IO circuits (SerDes, LPDDR, DDR, HBM) such as transmitter, receiver, clocking, PLL, DLL etc. Added advantage : Experience working with Post-Si and SoC team to debug the issue on pre/post Silicon Experience with tools like Spectre, PrimeSim, HSPICE , Virtuoso, ADE and Custom Compiler or equivalent schematic layout editor tools, Knowledge of DRC, LVS, and post-layout extraction tools Experience with performing measurement, and correlating measurements to simulations Experience with modeling and simulation of high-speed interface interconnects/channel Excellent analytical and problem-solving skills            Job Type: Experienced Hire Shift: Shift 1 (India) Primary Location:  India, Bangalore Additional Locations: Business group: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Other Ai Matches

Senior Electrical Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Foundational IP Integration QA Lead Applicants are expected to have a solid experience in handling Job related tasks
APTD: SWA Integration On Shift (IOS) TD Engineer - Shift 5 Applicants are expected to have a solid experience in handling Job related tasks
Principal Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Platform Power and Performance Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Software Engineering - Intern, Graduate Applicants are expected to have a solid experience in handling Graduate related tasks
Cost and Inventory Analyst Applicants are expected to have a solid experience in handling Job related tasks
CPU Formal Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
3D and AI Software Engineering Intern Applicants are expected to have a solid experience in handling Job related tasks
Staff PDK Development Engineer - PERC ESD Verification Applicants are expected to have a solid experience in handling Job related tasks
Process and Equipment Engineer (Contract) Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (MPE DDG) Applicants are expected to have a solid experience in handling Job related tasks
Pre-Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Intel Foundry Customer Quality Engineer Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (MPE DDG) Applicants are expected to have a solid experience in handling Job related tasks
Senior Performance Architect Applicants are expected to have a solid experience in handling Job related tasks
AI/GPU SoC Lead Applicants are expected to have a solid experience in handling Job related tasks
Intel Foundry Senior Customer Quality Engineer Applicants are expected to have a solid experience in handling Job related tasks
Application Owner, DEAP Platform Applicants are expected to have a solid experience in handling DEAP Platform related tasks
NPI Integrator Applicants are expected to have a solid experience in handling Job related tasks
Middleware Software Engineering Intern Applicants are expected to have a solid experience in handling Job related tasks