SoC Design Verification Engineer job opportunity at Intel.

Home Jobs In India Tag: Job SoC Design Verification Engineer position at Intel


DatePosted 25 Days Ago bot
Intel SoC Design Verification Engineer
Experience: 5-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeMBA
loacation India, Bangalore, India
loacation India, Bangalo..........India

Job Details: Job Description:  Performs functional logic verification of an integrated SoC to ensure design will meet specifications. Defines and develops scalable and reusable block, subsystem, and SoC verification plans, test benches, and the verification environment to meet the required level of coverage and confirm to microarchitecture specifications. Executes verification plans and defines and runs emulation and system simulation models to verify the design, analyze power and performance, and uncover bugs. Replicates, root causes, and debugs issues in the presilicon environment. Finds and implements corrective measures to resolve failing tests. Collaborates and communicates with SoC architects, microarchitects, full chip architects, RTL developers, postsilicon, and physical design teams to improve verification of complex architectural and microarchitectural features. Documents test plans and drives technical reviews of plans and proofs with design and architecture teams. Incorporates and executes security activities within test plans, including regression and debug tests, to ensure security coverage. Maintains and improves existing functional verification infrastructure and methodology. Absorbs learning from postsilicon on the quality of validation done during presilicon development, updates test plan for missing coverages, and proliferates to future products. Qualifications: Minimum Qualifications: • Bachelor's Degree + 5 years OR Master's Degree + 3 years of experience in Electronics Engineering, Computer Engineering, or related field. Preferred Qualifications: - IP/Subsystem/SoC verification - Strong understanding of System Verilog/UVM verification methodology. - Experience with SoC architectures, cache coherency protocols (e.g., CHI, IDI, UXI), and high-speed I/O subsystems. - Experience in AMBA protocols and good debugging skills. - Exposure to security flows, boot flows, fuse controller, reset, clock validation. - IP/SOC level exposure and ability to close verification including coverage closure.            Job Type: Experienced Hire Shift: Shift 1 (India) Primary Location:  India, Bangalore Additional Locations: Business group: At the Data Center Group (DCG), we're committed to delivering exceptional products and delighting our customers. We offer both broad-market Xeon-based solutions and custom x86-based products, ensuring tailored innovation for diverse needs across general-purpose compute, web services, HPC, and AI-accelerated systems. Our charter encompasses defining business strategy and roadmaps, product management, developing ecosystems and business opportunities, delivering strong financial performance, and reinvigorating x86 leadership. Join us as we transform the data center segment through workload driven leadership products and close collaboration with our partners. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Other Ai Matches

Packaging Module Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Lead Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Government Business Development Manager Applicants are expected to have a solid experience in handling Job related tasks
Optical Sub-System Architect – Principal Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Infrastructure Engineer – Linux OS Applicants are expected to have a solid experience in handling Job related tasks
Low Level Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Data Science and Analytics Graduate - Intern Applicants are expected to have a solid experience in handling Job related tasks
CPU Pre-Silicon Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Information Security System Officer (ISSO) Applicants are expected to have a solid experience in handling Job related tasks
Atom CPU Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Collateral Device Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Account Sales Manager Applicants are expected to have a solid experience in handling Job related tasks
TCAD Simulation Software and Modeling Engineer Applicants are expected to have a solid experience in handling Job related tasks
Semiconductor Manufacturing Engineer (Contract role) Applicants are expected to have a solid experience in handling Job related tasks
IP Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Package Engineering Technician Applicants are expected to have a solid experience in handling Job related tasks
Advanced Packaging Supplier Technology Development Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Undergrad Intern Sales and Marketing Applicants are expected to have a solid experience in handling Job related tasks
Security Architect Applicants are expected to have a solid experience in handling Job related tasks
ML Engineer, Demand and Supply Planning Applicants are expected to have a solid experience in handling Demand and Supply Planning related tasks
Senior Formal Verification Engineer – AI SoC Development Applicants are expected to have a solid experience in handling Job related tasks
Qubit Control IC Designer Applicants are expected to have a solid experience in handling Job related tasks