AI / GPU HW IP Design and Verification Eng / Intern job opportunity at Intel.

Home Jobs In Poland Tag: Job AI / GPU HW IP Design and Verification Eng / Intern position at Intel


DatePosted 30+ Days Ago bot
Intel AI / GPU HW IP Design and Verification Eng / Intern
Experience: General
Pattern: part-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Virtual Poland, Poland
loacation Virtual Poland....Poland

Job Details: Job Description:  The GPU HW IP Poland team located in Katowice /Gdańsk, Poland is looking for energetic and passionate student/ intern to work in front-end area of HW IP development for Intel's next generation AI/GPU chips/and SOC for the different market segments. In this role, the candidate supports technical leadership in the overall HW IP definition, design, implementation, verification, and documentation for SoC sub-system development. You will support teams of design engineers, system architects, micro-architects, and verification engineers to ensure that the design is implemented to specification. Qualifications: Qualifications / Minimum Requirements: We welcome applications from candidates with: knowledge of digital electronics knowledge of arithmetic of digital systems knowledge of hardware description languages (Verilog, SystemVerilog, VHDL) knowledge of digital signal processing (DSP) and algo development knowledge of object programming (C++) good communication skills (English and Polish) If you have your own projects, we would love to have a look at them, so remember to include their description and link to GitHub profile in your CV It would be an advantage if you had interest/knowledge and would like to develop your skills in: GPU/CPU, ASIC/FPGA platforms, and ASIC design flow 3D Graphics Pipeline and GPU architecture Graphics APIs e.g. OpenGL, Vulkan, DirectX, Rendering and Ray Tracing algorithms Scripting languages e.g. Python Math formal proofs (Rocq, gappa, ACL2) RTL Design/ uArch Modelling HW IPs / programming skills in C/C++ Numerical Validation (SystemVerilog/C++ co-simulation) Functional Verification principles and knowledge of UVM methodology Formal Verification principles: SVA (SystemVerilog assertions), and control and data path formal verification Please note that all your qualifications which may be useful for this role should be mentioned in your application. We ask that all applicants are current university students and will remain students during the length of our internship.            Job Type: Student / Intern Shift: Shift 1 (Poland) Primary Location:  Virtual Poland Additional Locations: Business group: The Client Computing Group (CCG) is responsible for driving business strategy and product development for Intel's PC products and platforms, spanning form factors such as notebooks, desktops, 2 in 1s, all in ones. Working with our partners across the industry, we intend to deliver purposeful computing experiences that unlock people's potential - allowing each person use our products to focus, create and connect in ways that matter most to them. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role is available as a fully home-based and generally would require you to attend Intel sites only occasionally based on business need. However, you must live and work from the country specified in the job posting, in which Intel has a legal presence. Due to legal regulations, remote work from any other country is unfortunately not permitted. * Job posting details (such as work model, location or time type) are subject to change. *

Other Ai Matches

Packaging Module Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Hardware Engineering - Intern, Graduate Applicants are expected to have a solid experience in handling Graduate related tasks
Staff IP Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design (Backend) Engineering Team Lead Applicants are expected to have a solid experience in handling Job related tasks
Accounting Technical Specialist Applicants are expected to have a solid experience in handling Job related tasks
Business Development Lead, Neuromorphic/Physical AI Applicants are expected to have a solid experience in handling Neuromorphic/Physical AI related tasks
GPU Physical Design Engineer Lead Applicants are expected to have a solid experience in handling Job related tasks
Experienced Industrial Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (Pre-si System Validation) Applicants are expected to have a solid experience in handling Job related tasks
Semiconductor Foundry Demand Business Strategist Applicants are expected to have a solid experience in handling Job related tasks
Data Scientist Applicants are expected to have a solid experience in handling Job related tasks
CUF TD Module Engineer Applicants are expected to have a solid experience in handling Job related tasks
GPU Software Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Practical Engineering Student - Kiryat Gat Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (Physical Design) Applicants are expected to have a solid experience in handling Job related tasks
Power Delivery Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Manufacturing and Process Development - Intern, Bachelor’s Applicants are expected to have a solid experience in handling Bachelor’s related tasks
EDA Tools Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
NPI Integrator Applicants are expected to have a solid experience in handling Job related tasks
Senior SoC Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks