Cache Senior Design Engineer for the new AI Group job opportunity at Intel.

Home Jobs In Israel Tag: Job Cache Senior Design Engineer for the new AI Group position at Intel


DatePosted 30+ Days Ago bot
Intel Cache Senior Design Engineer for the new AI Group
Experience: 10-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Israel, Petah-Tikva, Israel
loacation Israel, Petah-..........Israel

Job Details: Job Description:  We are seeking a highly skilled and experienced Cache Senior Design Engineer to join our IP Design team and play a major role in ensuring the quality and functionality of our cutting-edge products for the AI industry, Habana group within Intel. Role Description: The Senior IP Design Engineer will be responsible for designing and implementing IP solutions, collaborating with cross-functional teams, and ensuring the quality and performance of IP designs. Qualifications: B.Sc. in Electrical Engineering or Computer Engineering. At least 10 years of proven experience in Block Level design. At least 3 years of proven experience in Cache systems. Backend-RTL relevant skills: solving timing paths, restructuring components, area reduction. System Verilog – must. Soft skills like communication, teamwork, Ownership, accountability , etc. Strong analytical and problem-solving skills. This position is expected to change location in the near future to the Petah Tikva campus            Job Type: Experienced Hire Shift: Shift 1 (Israel) Primary Location:  Israel, Petah-Tikva Additional Locations: Business group: As a member of the Chief Technology Office, Artificial Intelligence, and Network and Edge Group (CTO AI NEX), you will be committed to strategically penetrating the AI market by delivering disruptive and transformative solutions. Your focus will be on leveraging technology innovation and incubation to drive commercial success, ensuring that advancements create significant value. The team is dedicated to driving the software-defined transformation of the world's networks profitably, setting new standards for efficiency and connectivity. Through these priorities, you aim to lead the way in technological evolution and redefine the future of global networks. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. *

Other Ai Matches

Linux Kernel Engineer Applicants are expected to have a solid experience in handling Job related tasks
DFT Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Post-silicon Validation and Debug Engineer Applicants are expected to have a solid experience in handling Job related tasks
MPE HVE Product Development Engineer (Contract) Applicants are expected to have a solid experience in handling Job related tasks
CPU Formal Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Platform Power and Performance Manager Applicants are expected to have a solid experience in handling Job related tasks
Module Engineer Within Test Engineering Department Applicants are expected to have a solid experience in handling Job related tasks
Senior SoC Analog Engineer Applicants are expected to have a solid experience in handling Job related tasks
CPU Logic Design Student Worker Applicants are expected to have a solid experience in handling Job related tasks
Senior Logic Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Manufacturing Technician Applicants are expected to have a solid experience in handling Job related tasks
TA/Chief of Staff for CEG Applicants are expected to have a solid experience in handling Job related tasks
DTCO Systems Analysis Engineer - Memory Applicants are expected to have a solid experience in handling Job related tasks
Semiconductor Foundry Demand Business Strategist Applicants are expected to have a solid experience in handling Job related tasks
Semiconductor Device Modeling Engineer Applicants are expected to have a solid experience in handling Job related tasks
Advanced Packaging Supplier Technology Development Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (Standard Cell Library Design Engineer) Applicants are expected to have a solid experience in handling Job related tasks
Staff Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
CPU Physical Design Automation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Module Equipment Technician (Contract) Applicants are expected to have a solid experience in handling Job related tasks
GPU Software Development Engineer Applicants are expected to have a solid experience in handling Job related tasks