SOC Emulation Validation Engineer job opportunity at Intel.

Home Jobs In Malaysia Tag: Job SOC Emulation Validation Engineer position at Intel


DatePosted 30+ Days Ago bot
Intel SOC Emulation Validation Engineer
Experience: 5-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Malaysia, Penang, Malaysia
loacation Malaysia, Pena..........Malaysia

Job Details: Job Description:  Come join us to work on Intel's next generation Client CPU SoC with latest process technology in the era of hyper scale computing. This position involves validation of the next generation of Intel Client SoC Full chip, with a unique opportunity to work on next generation process nodes . Responsible to define next generation validation strategy ensuring they meet product specification and functionality before they are productized into physical chip, drive innovation and changes required in validation to incorporate ML/AI based strategic initiatives to improve quality and efficiency. Successful applicants will be required to work very closely with design teams and architects to implement the low-level Register Transfer Logic (RTL) design to ensure overall good functionality of the chip. Develop specific test environment/platform, validation strategy, methodology and test plan to validate System on Chip SOC design by identifying and exercising boundary conditions and special cases in an effort to break the chip to find that last elusive bug. As an SOC Fullchip and Emulation Engineer, you will be responsible but not limited to: Creating emulation models from a Register Transfer Level (RTL) design. Defining and documents RTL changes required for emulation model. Developing hardware and software collaterals and integrates it with the emulation model. Testing and debugging the emulation model and collateral. Defining and developing new capabilities and HW/SW tools to enable acceleration of RTL and improve emulation model usability for pre-silicon functional validation. Developing improvements to usability by RTL validation and debugging of failing RTL tests on the emulation platform. Interfacing with and provides guidance to IU/SoC validation teams for optimizing their validation environments, test suites and methodologies for emulation efficiency. Developing and applying automation aids, flows and scripts in support of emulation ease to use and improvement of equipment utilization. Qualifications: This position requires a BS /MS in Electronics/Electrical or Computer Engineering or Computer Science with at least 5 years of experience in emulation.            Job Type: Experienced Hire Shift: Shift 1 (Malaysia) Primary Location:  Malaysia, Penang Additional Locations: Malaysia, Kulim Business group: The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Other Ai Matches

Customer Validation Enabling Engineer - Intern Applicants are expected to have a solid experience in handling Job related tasks
Memory Debug Engineer Applicants are expected to have a solid experience in handling Job related tasks
Analog Circuit Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
CPU Backend Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Packaging Module Equipment Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior SoC Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Intel Foundry Customer Quality Engineer Applicants are expected to have a solid experience in handling Job related tasks
Layout Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Director, Software Engineering Applicants are expected to have a solid experience in handling Software Engineering related tasks
Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Software Performance Engineer Applicants are expected to have a solid experience in handling Job related tasks
Network Monitoring Security Engineer Applicants are expected to have a solid experience in handling Job related tasks
Software Enabling and Optimization Engineer Applicants are expected to have a solid experience in handling Job related tasks
Supply Chain GSCO CoE Process Automation Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (Pre-si System Validation) Applicants are expected to have a solid experience in handling Job related tasks
Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
Mechanical\Materials\Chemical Engineering Student for Intel Kiryat Gat Applicants are expected to have a solid experience in handling Job related tasks
Platform Application Engineer (DPDK/Cloud-native/AI) Applicants are expected to have a solid experience in handling Job related tasks
Senior Account Sales Manager Applicants are expected to have a solid experience in handling Job related tasks
FCS Risk and Audit Manager Applicants are expected to have a solid experience in handling Job related tasks
SoC Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Rebate Global Process Owner Analyst Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent [E-core (Atom) CPU Circuit Design] Applicants are expected to have a solid experience in handling Job related tasks