Sr. Foundry Technologist - Process Integration job opportunity at Intel.



DateMore Than 30 Days Ago bot
Intel Sr. Foundry Technologist - Process Integration
Experience: 15-years
Pattern: full-time
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation US, Oregon, Hillsboro, United States Of America
loacation US, Oregon, Hi..........United States Of America

Job Details: Job Description:  Intel Corporation is seeking an accomplished Foundry Technologist - Process Integration to lead the development and customization of advanced foundry technologies. This role is pivotal in enhancing high-performance logic CMOS technology for a broad spectrum of applications, including AI, Datacenter, Client, and Edge solutions. Key Responsibilities: Lead a process development team focused on enabling and optimizing high-performance semiconductor logic technologies for large-volume manufacturing. Collaborate with cross-functional teams to gather customer requirements and translate them into tailored, innovative solutions. Drive the customization and implementation of semiconductor logic technologies, ensuring seamless integration with Intel’s established manufacturing processes and platforms. Provide technical guidance and mentorship to junior engineers and researchers, fostering a culture of continuous learning and professional growth. Monitor industry trends, emerging technologies, and evolving customer needs to inform process customization strategies and identify opportunities for ongoing improvement. Qualifications: Minimum Qualifications: Master's degree in Electrical Engineering, Physics, Material Science or a related field is required. Ph.D. degree is preferred. Minimum of 15 years of experience in the semiconductor foundry industry, with a strong focus on technology development and, or customization. Minimum 5 years in Advanced CMOS technology and its customization Proven track record of as part of foundry in developing and customizing logic technologies for specific customer requirements. Strong understanding of manufacturing processes and platforms, with experience in large volume manufacturing. Exposure to the foundry ecosystem is a requirement. Excellent leadership skills with the ability to lead cross-functional teams and drive collaboration. Excellent communication skills, both verbal and written, with the ability to convey complex technical concepts effectively. Preferred Qualifications: Work in 3nm-16nm FinFET and sub 3nm GAA Experience in Yield Improvement and High-Volume Manufacturing Experience in Power-performance optimization Experience in 3DIC development, including TSV (and interaction with CMOS, packaging) Impact: This position offers a unique opportunity to shape the future of Intel’s semiconductor solutions, directly supporting the company’s efforts to meet diverse industry needs and maintain leadership in high-volume manufacturing.            Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location:  US, Oregon, Hillsboro Additional Locations: US, Arizona, Phoenix, US, California, Santa Clara Business group: Intel Foundry strives to make every facet of semiconductor manufacturing state-of-the-art while delighting our customers -- from delivering cutting-edge silicon process and packaging technology leadership for the AI era, enabling our customers to design leadership products, global manufacturing scale and supply chain, through the continuous yield improvements to advanced packaging all the way to final test and assembly. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments. Employees in the Foundry Technology Manufacturing are part of a worldwide factory network that designs, develops, manufactures, and assembly/test packages the compute devices to improve the lives of every person on Earth. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust This role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter. Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel .     Annual Salary Range for jobs which could be performed in the US: $248,400.00-350,690.00 USD     The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.     Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

Other Ai Matches

AI/GPU SoC Lead Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (Standard Cell Library Design Engineer) Applicants are expected to have a solid experience in handling Job related tasks
ML Engineer, Demand and Supply Planning Applicants are expected to have a solid experience in handling Demand and Supply Planning related tasks
GPU Software Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Design Verification Engineer - Emulation Applicants are expected to have a solid experience in handling Job related tasks
Firmware Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Lead Analog SerDes Architect/Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (Client System Electrical) Applicants are expected to have a solid experience in handling Job related tasks
Logistics Operations Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Middleware Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Pre-Silicon Verification Engineering Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Performance Architect Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (Physical Design) Applicants are expected to have a solid experience in handling Job related tasks
Construction Project Manager Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Substrates Material Engineer Applicants are expected to have a solid experience in handling Job related tasks
GPU SOC Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
PHY Technology Enablement Engineer Applicants are expected to have a solid experience in handling Job related tasks
E-Core CPU Design Automation Engineer Applicants are expected to have a solid experience in handling Job related tasks
SoC Verification Lead- Central Engineering Group Applicants are expected to have a solid experience in handling Job related tasks
Pre-Silicon Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design (Backend) Engineering Team Lead Applicants are expected to have a solid experience in handling Job related tasks
Lead SoC Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks