Physical Design (Backend) Technical Leader job opportunity at Intel.

Home Jobs In Israel Tag: Job Physical Design (Backend) Technical Leader position at Intel


DatePosted 30+ Days Ago bot
Intel Physical Design (Backend) Technical Leader
Experience: 10-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeOND
loacation Israel, Petah-Tikva, Israel
loacation Israel, Petah-..........Israel

Job Details: Job Description:  We are seeking for a highly experienced and motivated Senior Physical Design Technical Lead to join our group and lead and drive backend implementation of advanced Intel wireless products. As part of your job you will define and improve design implementation flows, automation and signoff methodologies. Technically Lead the physical design flow and implementation activities for complex VLSI chips, ensuring high performance and reliability. Optimize power, performance, and area (PPA) metrics through advanced techniques and tools. Analyze and resolve design issues related to Place and Route, timing, power, signal integrity, and manufacturability. Collaborate with other Intel design teams to ensure seamless integration and optimization of design specifications. Mentor and guide junior engineers, providing technical expertise and support. Interface with EDA vendors to evaluate and integrate new tools and technologies and stay updated with the latest industry trends and advancements in VLSI Physical design. Qualifications: BSc/MSc in electrical or computer engineering. 10+ years of hands-on experience in VLSI physical design, with a proven track record of successful projects working with advanced technology nodes. Excellent familiarity with all Physical Design implementation flows and techniques, including floorplanning, placement, routing, and timing closure. Proficiency in Synopsys EDA tools (Cadence is an advantage). Knowledge of scripting languages such as Python, Perl, or TCL. Strong understanding of STA, IR drop, EM analysis, DRC/LVS, and ECO flows. Experience with power, performance, and area (PPA) optimization. Experience in managing and mentoring technical teams. Excellent problem-solving skills and attention to detail. Strong communication and teamwork skills            Job Type: Experienced Hire Shift: Shift 1 (Israel) Primary Location:  Israel, Petah-Tikva Additional Locations: Business group: The Silicon Engineering Group (SIG) is a worldwide organization focused on the development and integration of SOCs, Cores, and critical IPs from architecture to manufacturing readiness that power Intel’s leadership products. This business group leverages an incomparable mix of experts with different backgrounds, cultures, perspectives, and experiences to unleash the most innovative, amazing, and exciting computing experiences. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

Other Ai Matches

Packaging Module Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Silicon Hardware Engineering - Intern, Graduate Applicants are expected to have a solid experience in handling Graduate related tasks
Staff IP Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design (Backend) Engineering Team Lead Applicants are expected to have a solid experience in handling Job related tasks
Accounting Technical Specialist Applicants are expected to have a solid experience in handling Job related tasks
Business Development Lead, Neuromorphic/Physical AI Applicants are expected to have a solid experience in handling Neuromorphic/Physical AI related tasks
GPU Physical Design Engineer Lead Applicants are expected to have a solid experience in handling Job related tasks
Experienced Industrial Engineer Applicants are expected to have a solid experience in handling Job related tasks
Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (Pre-si System Validation) Applicants are expected to have a solid experience in handling Job related tasks
Semiconductor Foundry Demand Business Strategist Applicants are expected to have a solid experience in handling Job related tasks
Data Scientist Applicants are expected to have a solid experience in handling Job related tasks
CUF TD Module Engineer Applicants are expected to have a solid experience in handling Job related tasks
GPU Software Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Practical Engineering Student - Kiryat Gat Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (Physical Design) Applicants are expected to have a solid experience in handling Job related tasks
Power Delivery Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Manufacturing and Process Development - Intern, Bachelor’s Applicants are expected to have a solid experience in handling Bachelor’s related tasks
EDA Tools Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
NPI Integrator Applicants are expected to have a solid experience in handling Job related tasks
Senior SoC Logic Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks