Senior Design Engineer - Chassis Foundation IP job opportunity at Intel.

Home Jobs In India Tag: Job Senior Design Engineer - Chassis Foundation IP position at Intel


DatePosted 30+ Days Ago bot
Intel Senior Design Engineer - Chassis Foundation IP
Experience: 8-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeMBA
loacation India, Bangalore, India
loacation India, Bangalo..........India

Job Details: Job Description:  Intel is seeking an experienced Chassis Foundation IP engineer for the Intel Chassis Group, which is chartered to deliver the chassis for multiple SoCs within Intel. The role involves design and microarchitecture of high-performance data plane and control plane routers, switches, arbiters and other networking components which will serve as key foundation IP for building the SoC chassis. The ideal candidate will have a background in network component design and microarchitecture, virtual channel-based QoS, credit-based systems, coherency, and AMBA/PCIe/CXL protocols. The ideal candidate would also be experienced in network security, debug/trace and RAS. Qualifications: Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Required Qualifications • Bachelor's/Master's degree in Science, Electrical Engineering or equivalent with 8+ years of experience in state-of-the-art SOC and/or IP designPreferred Qualifications • 5+ years' experience in design of network components design, including routers, switches, and arbiters. • Experience in building credit-based virtual channel-aware interconnect systems • Expertise in Verilog/System Verilog, Lint/CDC/RDC • Expertise in AMBA (CHI, AXI, AHB, APB) and PCIe/CXL protocols • Experience in RAS • Good understanding of coherency concepts • Experience in working with architecture, verification and formal verification teams • Ability to work with physical design to understand timing limitations and optimize component design based on these requirements • Experience in designing IP in leading edge TSMC and or Intel nodes • Good understanding of MMU and Cache design and various types of memory subsystems in addition to the above qualifications a successful candidate will demonstrate: • Communication skills • Capacity to work across large, geographically distributed engineering teams across multiple time zones.            Job Type: Experienced Hire Shift: Shift 1 (India) Primary Location:  India, Bangalore Additional Locations: Business group: Intel makes possible the most amazing experiences of the future. You may know us for our processors. But we do so much more. Intel invents at the boundaries of technology to make amazing experiences possible for business and society, and for every person on Earth. Harnessing the capability of the cloud, the ubiquity of the Internet of Things, the latest advances in memory and programmable solutions, and the promise of always-on 5G connectivity, Intel is disrupting industries and solving global challenges. Leading on policy, diversity, inclusion, education and sustainability, we create value for our stockholders, customers, and society. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

Other Ai Matches

Process and Equipment Module Engineer (DIE Attach or Thermal Compress Bonding) Applicants are expected to have a solid experience in handling Job related tasks
Senior Gen AI Software Solutions Engineer Applicants are expected to have a solid experience in handling Job related tasks
Ethernet Networking Product Manager Applicants are expected to have a solid experience in handling Job related tasks
Signal and Power Integrity Engineer Applicants are expected to have a solid experience in handling Job related tasks
Data Analyst Engineer - Intern (Graduate) Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (Pre-si System Validation) Applicants are expected to have a solid experience in handling Job related tasks
Director, Thin Film Development Applicants are expected to have a solid experience in handling Thin Film Development related tasks
GPU Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Platform Performance Architect Applicants are expected to have a solid experience in handling Job related tasks
Graduate Talent (Physical Design) Applicants are expected to have a solid experience in handling Job related tasks
Senior Photonic-Integrated-Circuit Engineer Applicants are expected to have a solid experience in handling Job related tasks
Platform Power and Performance Architect Applicants are expected to have a solid experience in handling Job related tasks
AI Algorithm Research Intern – Neuromorphic Computing Applicants are expected to have a solid experience in handling Job related tasks
Module Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
Logistics Operations Manager Applicants are expected to have a solid experience in handling Job related tasks
Security Architect Applicants are expected to have a solid experience in handling Job related tasks
Performannce Architect Intern Applicants are expected to have a solid experience in handling Job related tasks
Supply Chain GSCO CoE Process Automation Program Manager Applicants are expected to have a solid experience in handling Job related tasks
Project Controls Engineer (PCE) Applicants are expected to have a solid experience in handling Job related tasks
Learning and Development Consultant Applicants are expected to have a solid experience in handling Job related tasks
Post-silicon Validation and Debug Engineer Applicants are expected to have a solid experience in handling Job related tasks
Sr. Foundry Technologist - Process Integration Applicants are expected to have a solid experience in handling Job related tasks
AI Software Engineering Intern Applicants are expected to have a solid experience in handling Job related tasks