Senior Mixed Signal Design Validation Engineer job opportunity at NVIDIA.

Home Jobs In United States Of America Tag: Job Senior Mixed Signal Design Validation Engineer position at NVIDIA


DatePosted 11 Days Ago bot
NVIDIA Senior Mixed Signal Design Validation Engineer
Experience: 8-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeAssociate
loacation US, CA, Santa Clara, United States Of America
loacation US, CA, Santa ..........United States Of America

NVIDIA's invention of the GPU in 1999 transformed the gaming industry, revolutionized graphics, and sparked the rise of parallel computing. Today, as the driving force behind AI computing, we are leading the charge in creating the technologies that power self-driving cars, robotics, and advanced AI systems. Join us and be at the forefront of technological innovation and equal opportunity company. We are seeking dedicated and hard-working individuals to join NVIDIA team and push the boundaries of what’s possible. We are looking for an experienced Mixed Signal Design Validation Engineer with a strong background in LPDDR, GDDR, and HBM memory technologies. As part of our high-speed mixed signal circuits team, you will lead the bring-up and characterization of complex interfaces and modules. You will work on validating high-speed I/O systems, focusing on the performance of advanced memory interfaces like LPDDR, GDDR, and HBM, to ensure the highest standards of quality and reliability. This position offers the opportunity to push the boundary of the next generation of memory technologies powering NVIDIA's pioneering GPUs and AI computing platforms. What You’ll Be Doing: Lead and drive the creation of validation test plan and test scripts for DDR I/O associated with LPDDR, GDDR, and HBM memory interfaces, ensuring all necessary required analog and digital circuits are covered. Conduct thorough characterization of analog, digital, and mixed-signal circuit blocks under varying conditions (process, voltage, temperature) and correlate results with simulations. Drive system-level validation for memory interfaces, ensuring high-speed performance and quality metrics meet the demanding standards required by our GPU and AI systems. Investigation validating Memory I/O circuit to understand circuit weakness paving ways circuit improvement, architecture enhancement in future products. Lead debugging efforts and design creative solutions to resolve unexpected bugs. Validate silicon performance, quality, and margins for refinement of memory interface designs. Develop and implement test scripts to optimize DDR I/O circuit, sub-circuits and overall system performance Work closely with multi-functional teams, including Mixed signal design, PISI team, hardware, firmware, and Memory qualification engineer, to resolve issues and improve the performance for memory interfaces. Develop and implement tools and scripts to enhance electrical characterization and chip bring-up processes. Mentor and train new engineers on validation practices, encouraging a culture of excellence and continuous improvement. What We Need to See: A BS degree or equivalent experience with 8 years experience or higher in Electrical Engineering, Computer Engineering, or a related field. Solid experience in silicon bring-up and debugging, particularly for high-speed memory interfaces Strong understanding of Memory system and specifications. In-depth technical knowledge of mixed-signal circuits, analog, and digital systems, with a specific focus on high-speed memory technologies. Strong knowledge of signal integrity and power integrity. Experience with lab instrumentation, such as oscilloscopes, logic analyzers, spectrum analyzer, TDR, phase noise analyzer, signal generators and BER tester. Strong scripting skills in Python, C, or similar languages, with experience in Git and JMP for version control and data analysis. Ability to work in a fast-paced, dynamic environment that involves multiple-chip bring-ups and system validations. Tight-knit collaboration are required to work effectively with multi-functional teams. Strong problem-solving skills, with a proactive and forward-thinking approach. Ways to Stand Out from the Crowd: Need strong expertise in measurement theory and the use of test instruments, especially in the context of memory interface validation. Knowledge of other high-speed transceiver performance is a must. NVIDIA is renowned as the leader in AI computing and one of the world’s most innovative and desirable employers. MSDV team consists of individuals who demonstrate outstanding creativity and critical thinking skills, driving innovation forward. If you're passionate, creative, and eager to work on the cutting edge of technology, this is the perfect team for you. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5. You will also be eligible for equity and benefits . Applications for this job will be accepted at least until March 3, 2026. This posting is for an existing vacancy.  NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Other Ai Matches

Senior Software Engineer, Observability Applicants are expected to have a solid experience in handling Observability related tasks
Manager, SWQA Test Development Applicants are expected to have a solid experience in handling SWQA Test Development related tasks
Research Scientist, ML Systems - PhD New College Grad 2026 Applicants are expected to have a solid experience in handling ML Systems - PhD New College Grad 2026 related tasks
Creative Director - APAC Applicants are expected to have a solid experience in handling Job related tasks
Senior Design for Debug Architect and Methodology Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior DL Algorithms Engineer - Cosmos Applicants are expected to have a solid experience in handling Job related tasks
Senior SWQA Test Developer - Embedded Applicants are expected to have a solid experience in handling Job related tasks
Senior Research Scientist, Multi-Modal Language Models Applicants are expected to have a solid experience in handling Multi-Modal Language Models related tasks
ATE Test Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior ASIC Verification Engineer, Coherent High Speed Interconnect Applicants are expected to have a solid experience in handling Coherent High Speed Interconnect related tasks
Senior Design Verification Engineer - Interconnect IP Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Software Engineer - Dynamic Storage Applicants are expected to have a solid experience in handling Job related tasks
Senior ASIC Verification Engineer – Global IP Applicants are expected to have a solid experience in handling Job related tasks
Senior Power Methodology and Modeling Engineer Applicants are expected to have a solid experience in handling Job related tasks
PR Specialist Applicants are expected to have a solid experience in handling Job related tasks
Senior Compiler Engineer, AI Inference Platforms Applicants are expected to have a solid experience in handling AI Inference Platforms related tasks
Senior Production Factory Planner Applicants are expected to have a solid experience in handling Job related tasks
Manager, GPU Accelerated Data Analytics Applicants are expected to have a solid experience in handling GPU Accelerated Data Analytics related tasks
Inventory Control Planner Applicants are expected to have a solid experience in handling Job related tasks
Senior Startups Inception Partner Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Physical Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Deep Learning Software Engineer, PyTorch - TensorRT Performance Applicants are expected to have a solid experience in handling PyTorch - TensorRT Performance related tasks
Network Site Reliability Engineer Applicants are expected to have a solid experience in handling Job related tasks