Senior Memory Mask Designer job opportunity at NVIDIA.

Home Jobs In India Tag: Job Senior Memory Mask Designer position at NVIDIA


DatePosted 15 Days Ago bot
NVIDIA Senior Memory Mask Designer
Experience: General
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeGeneral
loacation India, Bengaluru, India
loacation India, Bengalu..........India

NVIDIA has continuously reinvented itself. Our invention of the GPU sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. Today, research in artificial intelligence is booming worldwide, which calls for highly scalable and massively parallel computation horsepower that NVIDIA GPUs excel. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can address, and that matter to the world. This is our life’s work , to amplify human creativity and intelligence. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join our diverse team and see how you can make a lasting impact on the world! We are looking for a Senior Memory Mask Design Engineer – someone who is excited to join a growing group of diverse individuals responsible for handling challenging high-speed digital memory circuit designs. What you'll be doing: Implement IC layout of innovative, high-performance, high-speed CMOS integrated circuits in foundry CMOS process nodes in 3nm,5nm, 7nm and lower nodes following industry standard methodologies. Deliver layouts for Full Custom Memory group specializing in digital Memory circuits. IP layout will comprise of significant digital components. Adopting and putting in place the best layout practices/methodology for composing digital Memory layouts Follow company procedures and practices for IC layout activities. What we need to see: B.E/B Tech. / M Tech in Electronics or equivalent experience with 5+ Years of proven experience in Memory layout in advanced CMOS process. Detailed knowledge of industry standard EDA tools for Cadence. Experience with layout of high-performance memories of various types. Knowledge of Layout basics including the various types of bitcells, Decoder, LIO etc. (matching devices, symmetrical layout, signal shielding) Experience with floor planning, block level routing and macro level assembly. Detailed knowledge of top level verification including the EM/IR quality checks and detailed knowledge of layout dependent effects including LOD, Dummification, fills etc. We are an equal opportunity employer and value diversity at our company. We do not discriminate based on race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status #LI-Hybrid

Other Ai Matches

Senior ASIC Design Engineer, Memory Controller Applicants are expected to have a solid experience in handling Memory Controller related tasks
Implementation Methodology Engineer - GPU Applicants are expected to have a solid experience in handling Job related tasks
CPO Integration Engineer - LPU Packaging Applicants are expected to have a solid experience in handling Job related tasks
Principal Quantum Error Correction Research Scientist, Applied Research Applicants are expected to have a solid experience in handling Applied Research related tasks
System Software Engineer - Tegra Applicants are expected to have a solid experience in handling Job related tasks
AI Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Software Developer Applicants are expected to have a solid experience in handling Job related tasks
System Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior GenAI Engagement Lead, Partner Platforms Applicants are expected to have a solid experience in handling Partner Platforms related tasks
Senior Product Quality and Reliability Engineer Applicants are expected to have a solid experience in handling Job related tasks
Manager, MCU Firmware Applicants are expected to have a solid experience in handling MCU Firmware related tasks
Formal Verification Infra Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Manager, Software Verification Applicants are expected to have a solid experience in handling Software Verification related tasks
Director, Technical Accounting Applicants are expected to have a solid experience in handling Technical Accounting related tasks
Senior PR Manager, AI Software Applicants are expected to have a solid experience in handling AI Software related tasks
Senior ASIC Engineer - Networking Chip Design Applicants are expected to have a solid experience in handling Job related tasks
Sales Development Specialist Applicants are expected to have a solid experience in handling Job related tasks
Senior System Software Engineer, Networking Linux Kernel - DGX Cloud Applicants are expected to have a solid experience in handling Networking Linux Kernel - DGX Cloud related tasks
Senior Technical Program Manager, Metropolis Manufacturing Applicants are expected to have a solid experience in handling Metropolis Manufacturing related tasks
Manager, Large Language Model Inference Applicants are expected to have a solid experience in handling Large Language Model Inference related tasks
Tools and Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
System Architect Applicants are expected to have a solid experience in handling Job related tasks
Senior ASIC Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks