Senior Physical Design Methodology Engineer, PPA Fusion Compiler job opportunity at NVIDIA.

Home Jobs In United States Of America Tag: PPA Fusion Compiler Senior Physical Design Methodology Engineer, PPA Fusion Compiler position at NVIDIA


DatePosted 19 Days Ago bot
NVIDIA Senior Physical Design Methodology Engineer, PPA Fusion Compiler
Experience: Highly Experienced
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

PPA Fusion Compiler

Copy Link Report
degreeGeneral
loacation US, CA, Santa Clara, United States Of America
loacation US, CA, Santa ..........United States Of America

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world. NVIDIA is looking for best-in-class Senior Physical Design Methodology Engineer, PPA Fusion Compiler to join our outstanding Networking Silicon engineering team, developing the industry's best high speed communication devices, delivering the highest throughput and lowest latency! Come and take part in crafting our groundbreaking and innovative chips, enjoy working in a meaningful, growing and professional environment where you make a significant impact in a technology-focused company. What you will be doing: Developing Efficient physical design methodologies for implementation of graphics processors and SOCs. Key responsibility includes developing unique and creative solutions to the state-of-the-art physical design problems to improve PPA Knowledge and experience to formulate and develop with ML-based solutions Participate in developing flow and tool methodologies for P&R, timing analysis and closure, convergence in IR/Signal-EM, power and noise analysis and back-end verification across multiple projects along with chip floorplan, power and clock distribution, chip assembly. Data based analysis and algorithmic solutions for PPA check and improvement. What we need to see: MS in Electrical, Computer Engineering, computer science (or equivalent experience) 5+ years’ experience in Physical Design Engineering with ML based solution development experience Proven implementation of ML-based solutions Familiar with aspects of chip design including Floor planning, Clock and Power distribution, Place and Route, Integration and Verification. Staring knowledge of Physical design with convergence in timing/EM/IR with best PPA Strong background with hierarchical design approach, top-down design, budgeting, timing and physical convergence. Familiar with various process related design issues including Design for Yield and Manufacturability, EM and IR closure and thermal management. Solid understanding of standard industry PnR tools and analysis tools, Capable of extensive scripting to check and improve PPA NVIDIA is widely considered to be the leader of AI computing, and one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4. You will also be eligible for equity and benefits . Applications for this job will be accepted at least until February 23, 2026. This posting is for an existing vacancy.  NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Other Ai Matches

Director, Data Lead - Robotics and Physical AI Applicants are expected to have a solid experience in handling Data Lead - Robotics and Physical AI related tasks
Senior Deep Learning Systems Engineer, Datacenters Applicants are expected to have a solid experience in handling Datacenters related tasks
Senior ASIC Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
System Software Engineer - Autonomous Vehicles Applicants are expected to have a solid experience in handling Job related tasks
AI Inference Performance Engineer - New College Grad 2026 Applicants are expected to have a solid experience in handling Job related tasks
Senior Design Engineer, Coherent High Speed Interconnect Applicants are expected to have a solid experience in handling Coherent High Speed Interconnect related tasks
Memory Mask Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Compiler Engineer - DL Applicants are expected to have a solid experience in handling Job related tasks
Senior Firmware Engineer Applicants are expected to have a solid experience in handling Job related tasks
Formal Verification Engineer - New College Graduate Applicants are expected to have a solid experience in handling Job related tasks
IC Test Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior System Software Engineer, Speech AI Applicants are expected to have a solid experience in handling Speech AI related tasks
Chip Design Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Cyber Security Analyst Applicants are expected to have a solid experience in handling Job related tasks
Senior Design Automation Engineer - Chip Design Applicants are expected to have a solid experience in handling Job related tasks
Senior Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Software Engineer, Graphics Performance Applicants are expected to have a solid experience in handling Graphics Performance related tasks
Principal Architect, Camera ISP Applicants are expected to have a solid experience in handling Camera ISP related tasks
Operation Program Manager Applicants are expected to have a solid experience in handling Job related tasks
NVIDIA 2026 Internships: Computer Architecture - US Applicants are expected to have a solid experience in handling Job related tasks
Senior Solutions Architect, AI Infrastructure Applicants are expected to have a solid experience in handling AI Infrastructure related tasks
Senior NPI Engineer, Chip Applicants are expected to have a solid experience in handling Chip related tasks
Server Factory Planner Applicants are expected to have a solid experience in handling Job related tasks