Senior ASIC Design and STA Engineer job opportunity at NVIDIA.

Home Jobs In India Tag: Job Senior ASIC Design and STA Engineer position at NVIDIA


DatePosted 26 Days Ago bot
NVIDIA Senior ASIC Design and STA Engineer
Experience: 5-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreeGeneral
loacation India, Bengaluru, India
loacation India, Bengalu..........India

NVIDIA has continuously reinvented itself. Our invention of the GPU sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. Today, research in artificial intelligence is booming worldwide, which calls for highly scalable and massively parallel computation horsepower that NVIDIA GPUs excel. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can address, and that matter to the world. This is our life’s work , to amplify human creativity and intelligence. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join our diverse team and see how you can make a lasting impact on the world! NVIDIA is looking for a best-in-class ASIC STA Engineer to join our outstanding Networking Silicon engineering team, developing the industry's best high-speed communication devices, delivering the highest throughput and lowest latency for today's AI platforms! Come and take a part in designing our groundbreaking large scale and innovating chips, enjoy working in a meaningful, growing and highly professional environment where you make a significant impact in a technology-focused company. What you will be doing: Be in charge of full chip and/or chiplet level STA convergence from early stages to signoff. Take part in top level floor plan and clock planning. Optimize, together with CAD signoff flows and methodologies. Digital Partitions' and analog IPs' timing integration, giving feedback to PD/RTL and driving convergence. Work closely with logic design and DFT engineers to define and implement constraints for the various work modes, including their optimization for runtime and efficiency. What we need to see: B.SC/ M.SC in Electrical Engineering/Computer Engineering. 5+ years of experience in physical design and STA Proven experience in RTL2GDS and STA design and convergence Familiarity with physical design EDA tools (such as Synopsys, Cadence, etc.) Hands on STA experience from early stages to signoff using Synopsis Primetime. Deep knowledge in timing concepts required. Great teammate. NVIDIA has some of the most forward-thinking people in the world working for us. Are you a creative and autonomous engineer who loves a challenge? Are you ready to become the engineer you always wanted to be? Come and be part of the best physical design team in the industry! #LI-Hybrid

Other Ai Matches

Senior Architect, Data Center Modeling Applicants are expected to have a solid experience in handling Data Center Modeling related tasks
Principal System Software Engineer - Data Center MODS Applicants are expected to have a solid experience in handling Job related tasks
Senior Mechanical Engineer, Manufacturing Development Applicants are expected to have a solid experience in handling Manufacturing Development related tasks
Senior Software Engineer, DOCA Applicants are expected to have a solid experience in handling DOCA related tasks
Senior Product Definition Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Custom Circuits Timing Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Performance Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Manager, Digital Design - Mixed-Signal High-Speed I/O SerDes Applicants are expected to have a solid experience in handling Digital Design - Mixed-Signal High-Speed I/O SerDes related tasks
Solutions Architect, Data Center MEP Applicants are expected to have a solid experience in handling Data Center MEP related tasks
Developer Technology Engineer, AI - New College Grad 2026 Applicants are expected to have a solid experience in handling AI - New College Grad 2026 related tasks
Senior ASIC Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
AI Scientist, Robotics Digital Twins - PhD New College Grad 2026 Applicants are expected to have a solid experience in handling Robotics Digital Twins - PhD New College Grad 2026 related tasks
remote-jobserver Remote
Senior Functional Safety Manager - Autonomous Vehicles Applicants are expected to have a solid experience in handling Job related tasks
Senior System Software Engineer - GPU Applicants are expected to have a solid experience in handling Job related tasks
System Software Engineer - Secure Cryptographic Services Applicants are expected to have a solid experience in handling Job related tasks
Senior Production Planner Applicants are expected to have a solid experience in handling Job related tasks
Senior Software Engineer - CUDA and Unified Memory Applicants are expected to have a solid experience in handling Job related tasks
Developer Technology Engineer, CPU Performance - New College Grad 2026 Applicants are expected to have a solid experience in handling CPU Performance - New College Grad 2026 related tasks
Infrastructure Team Manager Applicants are expected to have a solid experience in handling Job related tasks
Senior Software Engineer - Cloud and Kubernetes Applicants are expected to have a solid experience in handling Job related tasks
ASIC Design Engineer, Clocks Applicants are expected to have a solid experience in handling Clocks related tasks
Senior Silicon Circuits System Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Software Engineer, Tegra SoC Products Applicants are expected to have a solid experience in handling Tegra SoC Products related tasks