ASIC Physical Design CAD, Timing Constraint and Analysis job opportunity at NVIDIA.

Home Jobs In China Tag: Timing Constraint and Analysis ASIC Physical Design CAD, Timing Constraint and Analysis position at NVIDIA


DatePosted 28 Days Ago bot
NVIDIA ASIC Physical Design CAD, Timing Constraint and Analysis
Experience: 2-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Timing Constraint and Analysis

Copy Link Report
degreePhD
loacation China, Shanghai, China
loacation China, Shangha..........China

ASIC-PD team is hiring both junior and senior engineers, whose work scope is physical design from RTL to GSDII: design quality check, synthesis, formal check, partitioning, constraint (for both design and process), async check, timing analysis/fixing/signoff, also all related flow. Join us, you will work together with expertise in all these areas; you will not only work for physical application, but also drive physical friendly design with all related teams: ASIC/P&R/DFT/SI/ARCH etc.; you will work for the most advanced process/technology, the biggest chip in the world. What You’ll Be Doing Develop timing analysis and timing closure methodologies, and implement flow automation for large-scale, high-speed semicustom chips based on deep submicron processes. Establish methodologies for timing constraints and SDC (Synopsys Design Constraints) release, including automatic constraint generation, constraint linting, and validation of timing exceptions. Take responsibility for EDA tool evaluation, and collaborate with EDA vendors to enhance commercial timing signoff tools and constraint lint tools. What We Need To See  Master’s or PhD degree in Electrical Engineering or Computer Engineering, with 2+ years of hands-on experience in physical design implementation or RTL simulation. Proven experience in synthesis, timing constraints definition, timing analysis, and timing closure. Advanced proficiency in commercial STA (Static Timing Analysis) tools, such as Synopsys PrimeTime, Cadence Tempus, Synopsys TCM, or Ausdia TimeVision. Solid expertise in STA principles and timing signoff processes. Proficiency in at least one programming/scripting language, including Perl, TCL, Python, or C++. Strong verbal and written communication skills, with the ability to collaborate effectively in cross-functional teams. Ways To Stand Out From The Crowd Experience in flow development or automation for ASIC backend design. Knowledge and experience in RTL simulation and validation.

Other Ai Matches

Senior Solutions Architect, Cloud Infrastructure and DevOps - NVIS Applicants are expected to have a solid experience in handling Cloud Infrastructure and DevOps - NVIS related tasks
Senior High-Performance System Architect Applicants are expected to have a solid experience in handling Job related tasks
Senior Mask Design Engineer - Hardware Applicants are expected to have a solid experience in handling Job related tasks
NVIDIA 2026 Internships: Hardware Engineering - US Applicants are expected to have a solid experience in handling Job related tasks
Senior Solutions Architect, Infiniband and Networking Ethernet - NVIS Applicants are expected to have a solid experience in handling Infiniband and Networking Ethernet - NVIS related tasks
Manager, MCU Firmware Applicants are expected to have a solid experience in handling MCU Firmware related tasks
Physical Design Backend STA Engineer Applicants are expected to have a solid experience in handling Job related tasks
CAD Tools Developer Applicants are expected to have a solid experience in handling Job related tasks
Senior DFT Methodology - Data Analytics Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Deep Learning Algorithm Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior IC Product Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Compiler Engineer - Compute Front-End Applicants are expected to have a solid experience in handling Job related tasks
Director, Business Operations - Memory Applicants are expected to have a solid experience in handling Business Operations - Memory related tasks
Senior Software Engineer, Robotics - Isaac Lab Applicants are expected to have a solid experience in handling Robotics - Isaac Lab related tasks
remote-jobserver Remote
Cyber Engineer, Vulnerability Operations Remediation and Advisory Applicants are expected to have a solid experience in handling Vulnerability Operations Remediation and Advisory related tasks
Senior Mapping Engineer - Autonomous Vehicles Applicants are expected to have a solid experience in handling Job related tasks
Senior Solution Architect - SAE Applicants are expected to have a solid experience in handling Job related tasks
Senior Mixed Signal Design Validation Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Diagnostic Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior System Software Engineer, Enterprise MODS Applicants are expected to have a solid experience in handling Enterprise MODS related tasks
Senior Software Engineer, Soc DPU Platform Applicants are expected to have a solid experience in handling Soc DPU Platform related tasks
Senior System Software Engineer, NSV Applicants are expected to have a solid experience in handling NSV related tasks
Senior Deep Learning Performance Architect Applicants are expected to have a solid experience in handling Job related tasks