ASIC Design Engineer, Clocks job opportunity at NVIDIA.

Home Jobs In China Tag: Clocks ASIC Design Engineer, Clocks position at NVIDIA


DatePosted 29 Days Ago bot
NVIDIA ASIC Design Engineer, Clocks
Experience: 2-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Clocks

Copy Link Report
degreeGeneral
loacation China, Shanghai, China
loacation China, Shangha..........China

The NVIDIA GPU clocks group is looking for an excellent Senior ASIC Design Engineer to join the team. The Team is responsible for crafting all aspects of GPU clocking. We collaborate with the frontend design team to understand the clocking requirements for the chip, and work with backend teams to understand the physical restrictions. The GPU clocks group architects, designs and validates the clocks RTL. The complexity of clocks RTL has increased many fold to support our features that power our product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. What you’ll be doing: As a Clocks team member, you will collaborate with other architects, ASIC designers and verification engineers to design high frequency and low power clocks. You should be able to engage with multiple teams and design the GPU clocks to satisfy all the architectural constraints. You will need to run and enhance some in-house flow to guarantee the good quality of clocks RTL and netlist, drive the issues to close. Together with other team members, we deliver clock information to SOC verification team, timing and DFT teams. You will use Perl/Python to improve the productivity of the above teams. Collaborate with software and silicon solution team to debug GPU clock silicon bugs in our new products. What we need to see : BS or (MS preferred) in EE or equivalent experience. 2+ years of meaningful work experience. Your ability to thrive in a dynamically changing environment. Validated experience in RTL design (Verilog), verification and logic synthesis. Your strong coding skills in Perl or Python or other industry-standard scripting languages. Deep understanding of sub-micron silicon issues like noise, cross-talk, and OCV effects is a plus. Good understanding of backend flows and requirements is a plus. DFT knowledge is a plus. Experience in implementing on-chip clocking networks is desirable. Excellent analytical and problem-solving skills. Fluent English (both written and spoken) and excellent communication skills. Good team work spirit, easy to cooperate with team members.

Other Ai Matches

Product Management MBA Intern, Accelerated Computing GPU - Summer 2026 Applicants are expected to have a solid experience in handling Accelerated Computing GPU - Summer 2026 related tasks
Senior SWQA Test Development Engineer, SDET Applicants are expected to have a solid experience in handling SDET related tasks
remote-jobserver Remote
Senior Software Architect - Deep Learning and HPC Communications Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior ASIC Methodology Engineer - LPU Division Applicants are expected to have a solid experience in handling Job related tasks
Solutions Architect, HPC Systems Engineer Applicants are expected to have a solid experience in handling HPC Systems Engineer related tasks
Senior Software Integration and Debug Engineer Applicants are expected to have a solid experience in handling Job related tasks
Data Center Network Deployment Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Software Architect, GPU Networking Applicants are expected to have a solid experience in handling GPU Networking related tasks
Senior Solutions Architect, Robotics Infrastructure Applicants are expected to have a solid experience in handling Robotics Infrastructure related tasks
Senior Software Engineer, Chip Simulation Infra Applicants are expected to have a solid experience in handling Chip Simulation Infra related tasks
Senior Software Engineer, Networking Software Applicants are expected to have a solid experience in handling Networking Software related tasks
Compiler Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Product Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Deep Learning Communication Architect Applicants are expected to have a solid experience in handling Job related tasks
Food and Beverage Manager Applicants are expected to have a solid experience in handling Job related tasks
Principal Software Engineer - Inference as a Service Applicants are expected to have a solid experience in handling Job related tasks
Senior System Software Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Platform Architect Applicants are expected to have a solid experience in handling Job related tasks
Senior Financial Analyst Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Senior Application Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior ASIC Design and STA Engineer Applicants are expected to have a solid experience in handling Job related tasks
Software Verification Team Manager, Networking Applicants are expected to have a solid experience in handling Networking related tasks
Principal Data and Asset Management Engineer Applicants are expected to have a solid experience in handling Job related tasks