Senior Power Methodology and Modeling Engineer job opportunity at NVIDIA.

Home Jobs In United States Of America Tag: Job Senior Power Methodology and Modeling Engineer position at NVIDIA


DateMore Than 30 Days Ago bot
NVIDIA Senior Power Methodology and Modeling Engineer
Experience: 5-years
Pattern: full-time
Country:
apply Apply Now
Salary:
Status:

Job

Copy Link Report
degreePhD
loacation US, TX, Austin, United States Of America
loacation US, TX, Austin....United States Of America

As a member of the Architecture Energy Modeling Team, you will collaborate with Architects, ASIC Design Engineers, Low Power Engineers, Performance Engineers, Software Engineers, and Physical Design teams to study and implement energy modeling techniques for NVIDIA's next generation GPUs, CPUs and Tegra SOCs. Your contributions will help us understand energy usage in graphics and AI workloads and make improvements in architecture, design, and power management. Today, NVIDIA is tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, encouraging environment where everyone is inspired to do their best work. Come join the team and see how we can make a lasting impact on the world! What you'll be doing: Define and implement tools and methodologies for efficient data generation from post layout netlists to feed into data movement power analytical model. Develop tools and infrastructure to sanitize each metric in the model to achieve high correlation accuracy. Define and implement tools and methodologies for efficient integration of power models with performance tools. Identify runtime and memory limitation of existing flows and tools to speedup model delivery process. Mine data from pre- and post-silicon performance runs to find important data paths and bottlenecks. Give feedback to design teams and improve power efficiency. Work with floorplan, performance, verification and emulation methodology and infrastructure development teams to integrate data movement power models. Experiment with various ML techniques to answer what-if design questions and set proper power/energy targets for next generation chips. Enable efficient storage and retrieval of data from database. Enable easy visualization of data using platforms such as PowerBI, OpenSearch. What we need to see: MS (or equivalent experience) with proven experience or PhD in related fields 5+ years of experience Strong coding skills, preferably in Python, C++. Ability to formulate and analyze algorithms, and comment on their runtime and memory complexities. Strong background of VLSI, digital design, and computer architecture concepts. Good understanding of fundamental concepts of power and energy consumption, estimation, and low power design. Basic understanding of chip design process from RTL design to tape-out. Background in machine learning, AI, and/or statistical modeling is a plus. Desire to bring quantitative decision-making and analytics to improve the energy efficiency of our products. NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. Are you creative and autonomous? Do you love a challenge? If so, we want to hear from you. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4. You will also be eligible for equity and benefits . Applications for this job will be accepted at least until February 3, 2026. This posting is for an existing vacancy.  NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Other Ai Matches

Senior ASIC Design Engineer, Memory Controller Applicants are expected to have a solid experience in handling Memory Controller related tasks
Implementation Methodology Engineer - GPU Applicants are expected to have a solid experience in handling Job related tasks
CPO Integration Engineer - LPU Packaging Applicants are expected to have a solid experience in handling Job related tasks
Principal Quantum Error Correction Research Scientist, Applied Research Applicants are expected to have a solid experience in handling Applied Research related tasks
System Software Engineer - Tegra Applicants are expected to have a solid experience in handling Job related tasks
AI Compiler Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior Software Developer Applicants are expected to have a solid experience in handling Job related tasks
System Design Engineer Applicants are expected to have a solid experience in handling Job related tasks
Senior GenAI Engagement Lead, Partner Platforms Applicants are expected to have a solid experience in handling Partner Platforms related tasks
Senior Product Quality and Reliability Engineer Applicants are expected to have a solid experience in handling Job related tasks
Manager, MCU Firmware Applicants are expected to have a solid experience in handling MCU Firmware related tasks
Formal Verification Infra Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
remote-jobserver Remote
Manager, Software Verification Applicants are expected to have a solid experience in handling Software Verification related tasks
Director, Technical Accounting Applicants are expected to have a solid experience in handling Technical Accounting related tasks
Senior PR Manager, AI Software Applicants are expected to have a solid experience in handling AI Software related tasks
Senior ASIC Engineer - Networking Chip Design Applicants are expected to have a solid experience in handling Job related tasks
Sales Development Specialist Applicants are expected to have a solid experience in handling Job related tasks
Senior System Software Engineer, Networking Linux Kernel - DGX Cloud Applicants are expected to have a solid experience in handling Networking Linux Kernel - DGX Cloud related tasks
Senior Technical Program Manager, Metropolis Manufacturing Applicants are expected to have a solid experience in handling Metropolis Manufacturing related tasks
Manager, Large Language Model Inference Applicants are expected to have a solid experience in handling Large Language Model Inference related tasks
Tools and Development Engineer Applicants are expected to have a solid experience in handling Job related tasks
System Architect Applicants are expected to have a solid experience in handling Job related tasks
Senior ASIC Verification Engineer Applicants are expected to have a solid experience in handling Job related tasks